## Bibliography

[1] H. Abelson, "Lower Bounds on Information Transfer in Distributed Computations," 19th Ann. IEEE Symp. Foundations of Computer Science (1978), 151-158.
[2] H. Abelson, "A Note on Time-Space Tradeoffs for Computing Continuous Functions," Inf. Proc. Letters 8 (1979), 215-217.
[3] H. Abelson and P. Andreae, "Information Transfer and Area-Time Tradeoffs for VLSI Multiplication," Comm. ACM 23 (1980), 20-23.
[4] K. Abrahamson, "Time-Space Tradeoffs for Branching Programs Contrasted with Those for StraightLine Programs," Proc. 27th Ann. IEEE Symp. Foundations of Computer Science (1986), 402-409.
[5] K. Abrahamson, "A Time-Space Tradeoff for Boolean Matrix Multiplication," Proc. 31st Ann. IEEE Symp. Foundations of Computer Science (1990), 412-419.
[6] K. Abrahamson, "Time-Space Tradeoffs for Algebraic Problems on General Sequential Machines," J. Comp. Systems Sci. 43 (1991), 269-289.
[7] A. Aggarwal, B. Alpern, A. Chandra, and M. Snir, "A Model for Hierarchical Memory," Proc. 19th Ann. ACM Symp. Theory of Computing (1987), 305-314.
[8] A. Aggarwal, A. Chandra, and M. Snir, "Hierarchical Memory with Block Transfer," Proc. 28th Ann. IEEE Symp. Foundations of Computer Science (1987), 204-216.
[9] A. Aggarwal and J. S. Vitter, "The Input/Output Complexity of Sorting and Related Problems," Comm. ACM 31 (1988), 1116-1127.
[10] A. V. Aho, J. E. Hopcroft, and J. D. Ullman, The Design and Analysis of Computer Algorithms, Addison-Wesley, Reading, MA, 1974.
[11] A. V. Aho, R. Sethi, and J. D. Ullman, Compilers: Principles, Techniques and Tools, AddisonWesley, Reading, MA, 1986.
[12] A. V. Aho, J. D. Ullman, and M. Yannakakis, "On Notions of Information Transfer in VLSI Circuits," 15th Ann. ACM Symp. Theory of Computing (1983), 133-139.
[13] M. Ajtai, " $\Sigma_{1}^{1}$-Formulae on Finite Structures," Ann. Pure and Applied Logic 24 (1983), 1-48.
[14] M. Ajtai, J. Komlós, and E. Szemerédi, "Sorting in $c \log n$ Parallel Steps," Combinatorica 3 (1983), 1-19.
[15] S. B. Akers, "Binary Decision Diagrams," IEEE Trans. Computers C-27 (1978), 509-516.
[16] S. G. Akl, Parallel Computation: Models and Methods, Prentice-Hall, Inc., Upper Saddle River, NJ, 1997.
[17] N. Alon and R. B. Bopanna, "The Monotone Circuit Complexity of Boolean Functions," Combinatorica 7 (1987), 1-22.
[18] B. Alpern, L. Carter, and E. Feig, "Uniform Memory Hierarchies," Proc. 31st Ann. IEEE Symp. Foundations of Computer Science (1990), 600-608.
[19] H. Alt, T. Hagerup, K. Mehlhorn, and F. P. Preparata, "Deterministic Simulation of Idealized Parallel Computers on More Realistic Ones ," SIAM J. Computing 16 (1987).
[20] K. Amano and A. Maruoka, "Potential of the Approximation Method," Proc. 37th Ann. IEEE Symp. Foundations of Computer Science (1996), 431-440.
[21] G. M. Amdahl, "Validity of the Single Processor Approach to Achieving Large Scale Computing Capabilities," AFIPS JCC 30 (1967), 483-485.
[22] A. E. Andreev, "On a Method for Obtaining Lower Bounds for the Complexity of Individual Monotone Functions," Dokl. Akad. Nauk SSSR (Soviet Math. Dokl.) 282 (1985), 1033-1037.
[23] A. E. Andreev, "A Family of Boolean Matrices," Vestnik Moskov. Univ. Mat. 41 (1986), 97-100, (in Russian); English translation in Moscow University Math. Bull. 41 (2) (1986), 79-82.
[24] A. E. Andreev, "On a Method for Obtaining More Than Quadratic Effective Lower Bounds for the Complexity of $\pi$-Schemes," Vestnik Moskov Univ. Math. 42 (1987), 63-66.
[25] S. Axler, Linear Algebra Done Right, Springer, Berlin, Heidelberg, and New York, 1996.
[26] J. Backus, "Can Programming Be Liberated from the von Neumann Style? A Function Style and Its Algebra of Programs," Comm. ACM 21 (1978), 613-641.
[27] J. L. Balcázar, J. Díaz, and J. Gabarrò, Structural Complexity I, Springer-Verlag, Berlin, Heidelberg, and New York, 1995.
[28] V. Bar-Hillel, M. Perles, and E. Shamir, "On Formal Properties of Simple Phrase-Structure Grammars," Zeitschr. Phonetik, Sprachwissenschaft und Kommunikationsforschung 14 (1961), 143172.
[29] K. E. Batcher, "Sorting Networks and Their Applications," Proc. AFIPS SJCC 32 (1968), 307314.
[30] G. M. Baudet, "On the Area Required by VLSI Circuits," in VLSI Systems and Computations, H. T. Kung, B. Sproull, and G. Steele, eds., Computer Science Press, Rockville, MD, 1981, 100-107.
[31] G. M. Baudet, F. P. Preparata, and J. E. Vuillemin, "Area-Time Optimal VLSI Circuits for Convolution," IEEE Trans. on Computers C-32 (July 1983), 684-688.
[32] R. Beals, T. Nishino, and K. Tanaka, "More on the Complexity of Negation-Limited Circuits," Proc. 27th Ann. ACM Symp. Theory of Computing (1995), 585-595.
[33] P. W. Beame, S. A. Cook, and H. J. Hoover, "Log Depth Circuits for Division and Related Problems," SIAM J. Comput. 15 (1986), 994-1003.
[34] P. Beame, "A General Sequential Time-Space Tradeoff for Finding Unique Elements," Proc. 21st Ann. ACM Symp. Theory of Computing (1989), 197-203.
[35] L. Belady, "A Study of Replacement Algorithms for a Virtual-Store Computer," IBM Systems J. 5 (1966), 78-101.
[36] V. E. Beneš, "Permutation Groups, Complexes, and Rearrangeable Multistage Connecting Networks," Bell Syst. Techn. J. 43 (1964), 1619-1640.
[37] S. Berkowitz, "On Some Relationships Between Monotone and Non-monotone Circuit Complexity," University of Toronto, Technical Report, 1982.
[38] D. P. Bertsekas and J. N. Tsitsiklis, Parallel and Distributed Computation: Numerical Methods, Prentice-Hall, Inc., Englewood Cliffs, NJ, 1989.
[39] G. Bilardi, K. T. Herley, A. Pietracaprina, G. Pucci, and P. Spirakis, "BSP vs. LogP," Proc. 8th Ann. ACM Symp. Parallel Algorithms and Architectures (1996), 25-32.
[40] G. Bilardi, M. Pracchi, and F. P. Preparata, "A Critique of Network Speed in VLSI Models of Computation," IEEE J. Solid-State Circuits SC-17 (1982), 696-702.
[41] G. Bilardi and F. P. Preparata, "Area-Time Lower-Bound Techniques with Applications to Sorting," Algorithmica 1 (1986), 65-91.
[42] G. Bilardi and F. P. Preparata, "Size-Time Complexity of Boolean Networks for Prefix Computations," JACM 36 (1989), 362-382.
[43] G. Bilardi and F. P. Preparata, "Horizons of Parallel Computation," J. Parallel and Distributed Computing 27 (1995), 172-182.
[44] D. Bini and V. Y. Pan, Polynomial and Matrix Computations, Birkhauser, Boston, 1994.
[45] G. E. Blelloch, Vector Models for Data-Parallel Computing, MIT Press, Cambridge, MA, 1990.
[46] M. Blum, "A Machine-Independent Theory of the Complexity of Recursive Functions," JACM 14 (1967), 322-336.
[47] M. Blum, "On Effective Procedures for Speeding Up Algorithms," JACM 18 (1971), 290-305.
[48] N. Blum, "A Boolean Function Requiring $3 n$ Network Size," Theoret. Comp. Sci. 28 (1984), 337-345.
[49] R. B. Bopanna, "Amplification of Probabilistic Boolean Functions," in Advances in Computer Research, Vol. 5: Randomness and Computation, S. Micali, ed., JAI Press, Greenwich, CT, 1989, 27-45.
[50] R. B. Bopanna and M. Sipser, "The Complexity of Finite Functions," in Handbook of Theoretical Computer Science, Vol. A, J. van Leeuwen, ed., Elsevier, Amsterdam, NY, Oxford, Tokyo; MIT Press, Cambridge, MA, 1990, 757-804.
[51] A. Borodin, "Computational Complexity and the Existence of Complexity Gaps," JACM 19 (1972), 158-174.
[52] A. Borodin, "On Relating Time and Space to Size and Depth," SIAM J. Comput. 6 (1977), 733744.
[53] A. Borodin and S. Cook, "A Time-Space Tradeoff for Sorting on a General Sequential Model of Computation," SIAM J. Comput. 11 (1982), 287-297.
[54] A. Borodin, F. Fich, F. Meyer auf der Heide, E. Upfal, and A. Wigderson, "A Time-Space Tradeoff for Element Distinctness," SIAM J. Comput. 16 (1987), 97-99.
[55] A. Borodin, M. J. Fischer, D. G. Kirkpatrick, N. A. Lynch, and M. Tompa, "A Time-Space Tradeoff for Sorting and Related Non-Oblivious Computations," J. Comp. Systems Sci. 22 (1981), 351364.
[56] A. Borodin and I. Munro, The Computational Complexity of Algebraic and Numeric Problems, American Elsevier, New York, 1975.
[57] R. P. Brent, "On the Addition of Binary Numbers," IEEE Trans. Computers 19 (1970), 758-759.
[58] R. P. Brent, "The Parallel Evaluation of General Arithmetic Expressions,"JACM 21 (1974), 201206.
[59] R. P. Brent and H. T. Kung, "The Area-Time Complexity of Binary Multiplication," JACM 28 (July 1981), 521-534.
[60] R. E. Bryant, "Symbolic Boolean Manipulation with Ordered Binary Decision Diagrams," ACM Comput. Surveys 24 (1992), 293-318.
[61] D. A. Carlson, "Time-Space Tradeoffs for Back-to-Back FFT Algorithms," IEEE Trans. Computers C-32 (1983), 585-589.
[62] D. A. Carlson, "Time-Space Efficient Algorithms for Computing Convolutions and Related Problems," Info. and Computation 75 (1987), 1-14.
[63] D. A. Carlson, "Upper and Lower Bounds on Time-Space Tradeoffs for Computations with Embedded Fast Fourier Transforms," SIAM J. Discr. Math. 1 (1988), 22-37.
[64] D. A. Carlson and J. E. Savage, "Extreme Time-Space Tradeoffs for Graphs with Small Space Requirements," Inf. Proc. Letters 14 (1982), 223-227.
[65] D. A. Carlson and J. E. Savage, "Size-Space Tradeoffs for Oblivious Computations," J. Comp. Systems Sci. 2 (1983), 65-81.
[66] A. K. Chandra, "Efficient Compilation of Linear Recursive Programs," Proc. 14th Ann. IEEE Symp. Switching and Automata Theory (1973), 16-25.
[67] B. Chazelle and L. Monier, "A Model of Computation for VLSI with Related Complexity Results," JACM 32 (1985), 573-588.
[68] N. Chomsky, "Three Models for the Description of Languages," PGIT 2 (1956), 113-124.
[69] N. Chomsky, "On Certain Formal Properties of Grammars," Info. and Control 2 (1959), 137167.
[70] N. Chomsky, "Context-Free Grammar and Pushdown Storage," MIT Research Laboratory in Electronics, Quarterly Progress Report, Cambridge, MA, 1965.
[71] N. Chomsky and G. A. Miller, "Finite-State Languages," Info. and Control 1 (1958), 91-112.
[72] A. Church, "An Unsolvable Problem of Elementary Number Systems," Amer. J. Math. 58 (1936), 345-363.
[73] A. Cobham, "The Recognition Problem for the Set of Perfect Squares," IEEE 7th Ann. IEEE Symp. Switching Automata Theory (1966), 78-87.
[74] S. A. Cook, "The Complexity of Theorem-Proving Procedures," Proc. 3rd Ann. ACM Symp. Theory of Computing (1971), 151-158.
[75] S. A. Cook, "An Observation on Time-Storage Trade Off," Proc. 5th Ann. Symp. Theory of Computing (1973), 29-33.
[76] S. A. Cook, "Deterministic CFL's Are Accepted Simultaneously in Polynomial Time and Log Squared Space," Proc. 11th Ann. ACM Symp. Theory of Computing (1979), 338-345.
[77] S. A. Cook and R. A. Reckhow, "Time-Bounded Random Access Machines," J. Comp. Systems Sci. 7 (1973), 354-475.
[78] S. A. Cook and R. Sethi, "Storage Requirements for Deterministic Polynomial Finite Recognizable Languages," J. Comp. Systems Sci. 13 (1976), 25-37.
[79] S. A. Cook, "An Observation on Time-Storage Trade Off," J. Comp. Systems Sci. 9 (1974), 308316.
[80] J. W. Cooley and J. W. Tukey, "An Algorithm for the Machine Calculation of Complex Fourier Series," Math. Computation 19 (1965), 297-301.
[81] D. Coppersmith and S. Winograd, "Matrix Multiplication via Arithmetic Progressions," J. Symbolic Computing 9 (1990), 251-280.
[82] L. Csanky, "Fast Parallel Matrix Inversion," SIAM J. Comput. 5 (1976), 618-623.
[83] D. E. Culler, R. M. Karp, D. Patterson, A. Sahay, E. E. Santos, K. E. Schauser, R. Subramonian, and T. von Eicken, "LogP: A Practical Model of Parallel Computation," Comm. ACM 39 (1996), 78-85.
[84] R. Cypher and G. Plaxton, "Deterministic Sorting in Nearly Logarithmic Time on the Hypercube and Related Computers," Proc. 22nd Ann. ACM Symp. Theory of Computing (1990), 193-203.
[85] E. Dekel, D. Nassimi, and S. Sahni, "Parallel Matrix and Graph Algorithms," SIAM J. Comput. 10 (1981), 657-675.
[86] P. E. Dunne, "Lower Bounds on the Monotone Network Complexity of Threshold Functions," Proc. 22nd Ann. Allerton Conf. Communication, Control and Computing (1984), 911-920.
[87] P. E. Dunne, "Techniques for the Analysis of Monotone Boolean Networks," University of Warwick, Ph.D. Dissertation, Theory of Computation Report No. 69, Coventry, England, 1984.
[88] P. E. Dunne, "The Complexity of Central Slice Functions," Theoret. Comp. Sci. 44 (1986), 247257.
[89] P. E. Dunne, "On Monotone Simulations of Non-monotone Networks," Theoret. Comp. Sci. 66 (1989), 15-25.
[90] P. E. Dunne, "Relationships Between Monotone and Non-monotone Network Complexity," in Boolean Function Complexity, M. S. Paterson, ed., London Math. Soc., Lecture Note Series 169, Cambridge University Press, Cambridge, 1992, 1-24.
[91] P. E. Dunne, The Complexity of Boolean Networks, Academic Press, London, 1988.
[92] P. Ďuriš and Z. Galil, "On the Power of Multiple Reads in a Chip," Info. and Control 104 (1993), 277-287.
[93] J. Earley, "An Efficient Context-Free Parsing Algorithm," Comm. ACM 13 (1970), 94-102.
[94] D. M. Eckstein, "Simultaneous Memory Access," Computer Science Dept., Iowa State University, TR-79-6, Ames, IA, 1979.
[95] J. Edmonds, "Paths, Trees, Flowers," Canad. J. Math. 17 (1965), 449-467.
[96] J. Evey, "Application of Pushdown Store Machines," Proc. AFIPS FJCC (1963), 215-217.
[97] D. K. Faddeev and V. N. Faddeeva, Computional Methods in Linear Algebra, W. H. Freeman, San Francisco, 1963.
[98] C. N. Fischer and R. J. Le Blanc, Jr., Crafting a Compiler, Benjamin/Cummings, Menlo Park, CA, 1988.
[99] M. J. Fischer, "The Complexity of Negation-Limited Networks - A Brief Survey," in Automata Theory and Formal Languages, H. Brakhage, ed., Springer-Verlag, Lecture Notes in Computer Science, 33, Berlin, Heidelberg, and New York, 1975, 71-82.
[100] M. J. Fischer, A. R. Meyer, and M. S. Paterson, " $\Omega(n \log n)$ Lower Bounds on Length of Boolean Formulas," SIAM J. Comput. 11 (1982), 416-427.
[101] M. J. Flynn, "Very High-Speed Computing Systems," Proc. IEEE 54 (1966), 1901-1909.
[102] S. Fortune and J. Wyllie, "Parallelism in Random Access Machines," Proc. 10th Ann. ACM Symp. Theory of Computing (1978), 114-118.
[103] M. J. Foster and H. T. Kung, "The Design of Special-Purpose VLSI Chips," Computer 13 (1980), 26-40.
[104] J. B. Fraleigh and R. A. Beauregard, Linear Algebra, Third Edition, Addison-Wesley, Reading, MA, 1995.
[105] J. Friedman, "Constructing $O(n \log n)$ Size Monotone Formulae for the $k$ th Elementary Symmetric Polynomial of $n$ Boolean Variables," SIAM J. Comput. 15 (1986), 641-654.
[106] M. Furst, J. Saxe, and M. Sipser, "Parity Circuits and the Polynomial Time Hierarchy," Math. Systems Theory 17 (1984), 13-27.
[107] Z. Galil, "Some Open Problems in the Theory of Computation as Questions About Two-Way Deterministic Pushdown Automaton Languages," Math. Systems Theory 10 (1974), 211-218.
[108] M. R. Garey and D. S. Johnson, Computers and Intractability: A Guide to the Theory of NPCompleteness, W. H. Freeman, San Francisco, 1979.
[109] S. B. Gaskov, "The Depth of Boolean Functions," Probl. Kibern. 34 (1978 (in Russian)), 265-268.
[110] J. vonzur Gathen, "Parallel Linear Algebra," in Synthesis of Parallel Algorithms, John H. Reif, ed., Morgan Kaufmann, San Mateo, CA, 1993.
[111] A. M. Gentleman, "Complexity Results for Matrix Computations on Parallel Processors," JACM 25 (1978), 112-115.
[112] A. Gibbons and P. Spirakis, Lectures on Parallel Computation, Cambridge University Press, Cambridge, 1993.
[113] E. N. Gilbert, "Lattice-Theoretic Properties of Frontal Switching Functions," J. Math. and Phys. 33 (1954), 57-97.
[114] J. R. Gilbert, T. Lengauer, and R. E. Tarjan, "The Pebbling Problem Is Complete in Polynomial Space," SIAM J. Comput. 9 (1980), 513-524.
[115] M. Goldmann and J. Håstad, "A Simple Lower Bound for Monotone Cliques Using a Communication Game," Inf. Proc. Letters 41 (1992), 221-226.
[116] L. M. Goldschlager, "The Monotone and Planar Circuit Value Problems," ACM SIGACT News 9 (1977), 25-29.
[117] L. M. Goldschlager, "A Unified Approach to Models of Synchronous Parallel Machines," JACM 29 (1982), 1073-1086.
[118] L. M. Goldschlager, "A Universal Interconnection Pattern for Parallel Computers," JACM 30 (1983), 1073-1086.
[119] R. Greenlaw, H. J. Hoover, and W. L. Ruzzo, Limits to Parallel Computation, Oxford University Press, Oxford, 1995.
[120] D. Y. Grigoriev, "An Application of Separability and Independence Notions for Proving Lower Bounds of Circuit Complexity," Notes of Scientific Seminars, Steklov Math. Inst. 60 (1976), 3548.
[121] L. J. Guibas, H. T. Kung, and C. D. Thompson, "Direct VLSI Implementation of Combinatorial Algorithms," Proc. Conf. Very Large Scale Integration: Architecture, Design, Fabrication (1979).
[122] L. J. Guibas and F. M. Liang, "Systolic Stacks, Queues, and Counters," Proc. Conf. on Advanced Research in VLSI (1982), 155-164.
[123] J. Håstad, "Almost Optimal Lower Bounds for Small Depth Circuits," in Advances in Computer Research, Vol. 5: Randomness and Computation, S. Micali, ed., JAI Press, Greenwich, CT, 1989, 143-170.
[124] A. Haken, "Counting Bottlenecks to Show Monotone $\mathbf{P} \neq \mathbf{N P}$," Proc. 36th Ann. IEEE Symp. Foundations of Computer Science (1995), 36-40.
[125] L. H. Harper and J. E. Savage, "On the Complexity of the Marriage Problem," Adv. Math 9 (1972), 299-312.
[126] J. Hartmanis, P. M. Lewis II, and R. E. Stearns, "Hierarchies of Memory-Limited Computations," Proc. 6th Ann. Symp. Switching Circuit Theory and Logic Design (1965), 179-190.
[127] J. Hartmanis and R. E. Stearns, "On the Computational Complexity of Algorithms," Trans. AMS 117 (1965), 285-306.
[128] P. J. Hatcher and M. J. Quinn, Data-Parallel Programming on MIMD Computers, MIT Press, Cambridge, MA, 1991.
[129] M. T. Heideman, D. H. Johnson, and C. S. Burrus, "Gauss and the History of the Fast Fourier Transform," Arch. Hist. Exact Sci. 34 (1985), 265-277.
[130] C. A. Heintz, LRI, Univ. Paris-Sud, On the Area Required for Matrix Multiplication with VLSI Algorithms, Orsay, France, 1981.
[131] J. Hennessy and D. Patterson, Computer Architecture - A Quantitative Approach, Morgan Kaufmann, San Mateo, CA, 1990.
[132] W. D. Hillis and G. L. Steele, Jr., "Data-Parallel Algorithms," Comm. ACM 29 (1986), 11701183.
[133] P. Hochschild, "Multiple Cuts, Input Repetition, and VLSI Complexity," Info. Processing Letters 24 (1987), 19-24.
[134] R. W. Hockney and C. R. Jesshope, Parallel Computers, Adam Hilger, Bristol, 1981.
[135] L. Hodes and E. Specker, "Length of Formulas and Elimination of Quantifiers I," in Contributions to Mathematical Logic, H. A. Schmidt, K. Schutte, and J.-J. Thiele, eds., North-Holland, Amsterdam, 1968, 175-188.
[136] J. -W. Hong and H. T. Kung, "I/O Complexity: The Red-Blue Pebble Game," Proc. 13th Ann. ACM Symp. Theory of Computing (1981), 326-333.
[137] H. J. Hoover, M. M. Klawe, and N. J. Pippenger, "Bounding Fan-Out in Logical Networks," JACM 31 (1984), 13-18.
[138] J. E. Hopcroft, "An $n \log n$ Algorithm for Minimizing States in a Finite Automaton," in Theory of Machines and Computations, Z. Kohavi and A. Paz, eds., Academic Press, New York, 1971, 189-196.
[139] J. E. Hopcroft, W. J. Paul, and L. G. Valiant, "On Time Versus Space," JACM 24 (1977), 332-337.
[140] J. E. Hopcroft and J. D. Ullman, Introduction to Automata Theory, Languages, and Computation, Addison-Wesley, Reading, MA, 1979.
[141] J. Hromkovič, "Nonlinear Lower Bounds on the Number of Processors of Circuits with Sublinear Separators," Info. and Computation 95 (1991), 117-128.
[142] J. Hromkovič, "Branching Programs Provide Lower Bounds on the Areas of Multilective Deterministic and Nondeterministic VLSI-Circuits," Info. Processing Letters 95 (1992), 168-178.
[143] D. A. Huffman, "The Synthesis of Sequential Switching Circuits," J. Franklin Inst. 257 (1954), 161-190, 275-303.
[144] N. Immerman, "Nondeterministic Space is Closed under Complementation," SIAM J. Comput. 17 (1988), 935-938.
[145] K. Iverson, A Programming Language, John Wiley \& Sons, New York, 1962.
[146] J. JáJá, "Time-Space Tradeoffs for Some Algebraic Problems," JACM 30 (1983), 657-667.
[147] J. JáJá, An Introduction to Parallel Algorithms, Addison-Wesley, Reading, MA, 1992.
[148] J. Jájá and V. K. P. Kumar, "Information Transfer in Distributed Computing with Applications to VLSI," JACM 31 (January 1984), 150-162.
[149] D. Johnson, J. E. Savage, and L. R. Welch, "Combinational Complexity Measures as a Function of Fan-Out," Jet Propulsion Laboratory, Technical Report No. 32-1526, 1972.
[150] D. S. Johnson, "A Catalog of Complexity Classes," in Handbook of Theoretical Computer Science, Vol. A, J. van Leeuwen, ed., Elsevier, Amsterdam, NY, Oxford, Tokyo; MIT Press, Cambridge, MA, 1990, 68-161.
[151] R. B. Johnson, "The Complexity of a VLSI Adder," Info. Processing Letters 11 (1980), 92-93.
[152] N. D. Jones and W. T. Laaser, "Complete Problems for Deterministic Polynomial Time," Theoret. Comp. Sci. 3 (1976), 105-117.
[153] B. H. H. Juurlink and H. A. G. Wijshoff, "A Quantitative Comparison of Parallel Computational Models," Proc. 8th Ann. ACM Symp. Parallel Algorithms and Architectures (1996), 13-24.
[154] A. Karatsuba and Y. Ofman, "Multiplication of Multidigit Numbers on Automata," Dokl. Akad. Nauk SSSR (Soviet Math. Dokl.) 145 (1962), 293-294, (in Russian); English translation in Sov. Phys.-Dokl. 19 (1963), 595-596.
[155] M. Karchmer, Communication Complexity: A New Approach to Circuit Depth, MIT Press, Cambridge, MA and London, England, 1989.
[156] M. Karchmer and A. Wigderson, "Monotone Circuits for Connectivity Require Superlogarithmic Depth," Proc. 20th Ann. ACM Symp. Theory of Computing (1988), 539-550.
[157] A. R. Karlin and E. Upfal, "Parallel Hashing - An Efficient Implementation of Shared Memory," Proc. 18th Ann. ACM Symp. Theory of Computing (1986), 160-168.
[158] R. Karp, "Reducibility Among Combinatorial Problems," in Complexity of Computer Computations, R. E. Miller and J. Thatcher, eds., Plenum, New York, 1972, 85-104.
[159] R. M. Karp and R. J. Lipton, "Some Connections Between Nonuniform and Uniform Complexity Classes," Proc. 12th Ann. ACM Symp. Theory of Computing (April 28-30, 1980), 302-309.
[160] R. M. Karp and V. Ramachandran, "A Survey of Parallel Algorithms for Shared-Memory Machines," in Handbook of Theoretical Computer Science, Vol. A, J. van Leeuwen, ed., Elsevier, Amsterdam, NY, Oxford, Tokyo; MIT Press, Cambridge, MA, 1990, 870-941.
[161] T. Kasami, "An Efficient Recognition and Syntax Algorithm for Context-Free Languages," Air Force Cambridge Research Laboratory, Report AFCRL-65-758, Cambridge, MA, 1965.
[162] Z. M. Kedem and A. Zorat, "Replication of Inputs May Save Computational Resources in VLSI," in VLSI Systems and Computations, H. T. Kung, B. Sproull, and G. Steele, eds., Computer Science Press, Rockville, MD, 1981, 52-60.
[163] Z. M. Kedem and A. Zorat, "On Relations Between Input and Communication/Computation," Proc. 22nd Ann. IEEE Symp. Foundations of Computer Science (1981), 37-44.
[164] L. G. Khachian, "A Polynomial Time Algorithm for Linear Programming," Dokl. Akad. Nauk SSSR (Soviet Math. Dokl.) 244 (1979), 1093-1096.
[165] L. S. Khasin, "Complexity Bounds for the Realization of Monotone Symmetrical Functions by Means of Formulas in the Basis +, •, -," Dokl. Akad. Nauk SSSR (Soviet Math. Dokl.) 189 (1970), 752-755, (in Russian); English translation in Soviet Phys. Dokl. 14(12) (1970), 11491151.
[166] M. M. Klawe, "A Tight Bound for Black and White Pebbles on the Pyramid," Proc. 24th Ann. IEEE Symp. Foundations of Computer Science (1983), 410-419.
[167] S. C. Kleene, "General Recursive Functions of Natural Numbers," Math. Annalen 112 (1936), 727-742.
[168] M. Kloss, "Estimates of the Complexity of Solutions of Systems of Linear Equations," Dokl. Akad. Nauk SSSR (Soviet Math. Dokl.) 171 (1966), 781-783, (in Russian); English translation in Soviet Math. Dokl. 7 (6) (1966), 1537-1540.
[169] D. E. Knuth, The Art of Computer Programming - Sorting and Searching, Vol. 3, AddisonWesley, Reading, MA, 1973.
[170] D. E. Knuth, "Big Omicron and Big Omega and Big Theta," ACM SIGACT News 8 (1976), 18-24.
[171] E. Koutsoupias, "Improvements on Khrapchenko's Theorem," Theoret. Comp. Sci. 116 (1993), 399-403.
[172] V. M. Krapchenko, "Asymptotic Estimation of Addition Time of a Parallel Adder," Probl. Kibern. 19 (1967), 107-122, (in Russian); English translation in Syst. Theory Res. 19 (1970), 105-122.
[173] V. M. Krapchenko, "A Method of Determining Lower Bounds for the Complexity of $\Pi$-Schemes," Aametki 10 (1971), 83-92, (in Russian); English translation in Math. Notes. 10(1) (1971), 474479.
[174] V. M. Krapchenko, "The Complexity of Symmetrical Functions by Formulae," Mat. Zametki 11 (1972), 109-120, (in Russian); English translation in Math. Notes 11(1) (1972), 70-76.
[175] R. E. Krichevskii, "Complexity of Contact Circuits Realizing a Function of Logical Algebra," Dokl. Akad. Nauk SSSR (Soviet Math. Dokl.) 151 (1963), 803-806, (in Russian); English translation in Soviet Phys. Dokl. 8(8) (1964), 770-772.
[176] H. T. Kung, "Let's Design Algorithms for VLSI Systems," Proc. Caltech Conf. VLSI: Architecture, Design, Fabrication (1979), 65-90.
[177] H. T. Kung, "Memory Requirements for Balanced Computer Architectures," J. Complexity 1 (1985), 147-157.
[178] H. T. Kung and P. L. Lehman, "Systolic (VLSI) Arrays for Relational Database Operations," Proc. ACM SIGMOD Int. Symp. Management of Data (1980), 105-116.
[179] H. T. Kung and C. E. Leiserson, "Systolic Arrays (for VLSI)," in Sparse Matrix Proceedings 1978, I. S. Duff and G. W. Stewart, eds., SIAM, 1979, 256-282.
[180] H. T. Kung and C. E. Leiserson, "Algorithms for VLSI Processor Arrays," in Introduction to VLSI Systems, C. Mead and L. Conway, eds., Addison-Wesley, Reading, MA, 1980, 271-292.
[181] H. T. Kung, L. M. Ruane, and D. W. L. Yen, "A Two-Level Pipelined Systolic Array for Convolutions," in VLSI Systems and Computations, H. T. Kung, B. Sproull, and G. Steele, eds., Computer Science Press, Rockville, MD, 1981, 255-264.
[182] H. T. Kung and S. W. Song, "A Systolic 2-D Convolution Chip," in Multicomputers and Image Processing: Algorithms and Programs, K. Preston, Jr. and L. Uhr, eds., Academic Press, New York, 1982, 373-384.
[183] S. Y. Kuroda, "Classes of Languages and Linear-Bounded Automata," Info. and Control 7 (1964), 207-223.
[184] R. E. Ladner, "The Circuit Value Problem Is Log-Space Complete for P," ACM SIGACT News 7 (1975), 18-20.
[185] R. E. Ladner and M. J. Fischer, "Parallel Prefix Computation," JACM 27 (1980), 831-838.
[186] E. A. Lamagna, "The Complexity of Monotone Networks for Certain Bilinear Forms," IEEE Trans. Computers 28 (1979), 773-782.
[187] E. A. Lamagna and J. E. Savage, "Combinational Complexity of Some Monotone Functions," Proc. 15 th Ann. IEEE Symp. Switching and Automata Theory (1974), 140-144.
[188] P. S. Landweber, "Three Theorems on Phrase-Structure Grammars of Type 1," Info. and Control 6 (1963), 131-136.
[189] P. L. Lehman, "A Systolic (VLSI) Array for Processing Simple Relational Queries," in VLSI Systems and Computations, H. T. Kung, B. Sproull, and G. Steele, eds., Computer Science Press, Rockville, MD, 1981, 285-295.
[190] F. T. Leighton, "New Lower Bound Techniques for VLSI," Math. Systems Theory 17 (1984), 47-70.
[191] F. T. Leighton, Introduction to Parallel Algorithms and Architectures: Arrays, Trees, Hypercubes, Morgan Kaufman, San Mateo, CA, 1992.
[192] T. Lengauer, Combinatorial Algorithms for Integrated Circuit Layout, John Wiley \& Sons, Chichester, England, 1990.
[193] T. Lengauer, "VLSI Theory," in Handbook of Theoretical Computer Science, Vol. A, J. van Leeuwen, ed., Elsevier, Amsterdam, NY, Oxford, Tokyo; MIT Press, Cambridge, MA, 1990, 836-868.
[194] T. Lengauer and K. Mehlhorn, "Four Results on the Complexity of VLSI Computations," in Advances in Computing Research, F. P. Preparata, ed. \#2, JAI Press, Greenwich, CT, 1984, 1-22.
[195] T. Lengauer and R. E. Tarjan, "The Space Complexity of Pebble Games on Trees," Inf. Proc. Letters 10 (1980), 184-188.
[196] T. Lengauer and R. E. Tarjan, "Asymptotically Tight Bounds on Time-Space Tradeoffs in a Pebble Game," JACM 29 (1982), 1087-1130.
[197] S. J. Leon, Linear Algebra with Applications, Prentice-Hall, Englewood Cliffs, NJ, 1997.
[198] L. A. Levin, "Universal Sorting Problems," Probl. Peredaci Informacii 9 (1973), 115-116, (in Russian); English translation in Problems of Information Transmission 9 (1973) 265-266.
[199] H. R. Lewis and C. H. Papadimitriou, Elements of the Theory of Computation, Prentice-Hall, Englewood Cliffs, NJ, 1981.
[200] A. Lingas, "A PSPACE-Complete Problem Related to a Pebble Game," in Automata Languages and Programming, G. Aussiello and C. Boehm, eds., Springer-Verlag, Lecture Notes in Computer Science, 62 , Berlin, Heidelberg, and New York, 1978, 300-321.
[201] R. J. Lipton and R. Sedgewick, "Lower Bounds for VLSI," Proc. 13th Ann. ACM Symp. Theory of Computing (1981), 300-307.
[202] R. J. Lipton and R. E. Tarjan, "A Separator Theorem for Planar Graphs," SIAM J. Appl. Math. 36 (1979), 177-189.
[203] R. J. Lipton and R. E. Tarjan, "Applications of a Planar Separator Theorem," SIAM J. Comput. 9 (1980), 615-627.
[204] M. C. Loui, "Minimum Register Allocation Is Complete in Polynomial Space," Lab. Comp. Sci., MIT, Technical Memorandum TM-128, Cambridge, MA, 1979.
[205] M. C. Loui, "The Space Complexity of Two Pebble Games on Trees," Lab. Comp. Sci., MIT, Technical Memorandum TM-133, Cambridge, MA, 1979.
[206] W. K. Luk and J. E. Vuillemin, "Recursive Implementation of Optimal-Time VLSI Integer Multiplier," in Advances in Computing Research, 2, F. P. Preparata, ed., JAI Press, Greenwich, CT, 1984, 67-93.
[207] O. B. Lupanov, "A Method of Circuit Synthesis," Ivz. V.U.Z. Radiofiz. 1 (1958), 120-140.
[208] W. F. McColl, "Planar Circuits Have Short Specifications," in Proc. Symp. Theoretical Aspects of Computer Science, K. Mehlhorn, ed. \#2, Springer-Verlag, Lecture Notes in Computer Science, 182, 1985, 231-242.
[209] W. F. McColl and M. S. Paterson, "The Planar Realization of Boolean Functions," Info. Processing Letters 24 (1987), 165-170.
[210] W. S. McCulloch and E. Pitts, "A Logical Calculus of the Ideas Immanent in Nervous Activity," Bull. Math. Biophysics 5 (1943), 115-133.
[211] R. McNaughton and H. Yamada, "Regular Expressions and State Graphs for Automata," IEEE Trans. Electronic Computers EC-9 (1960), 39-47.
[212] C. Mead and L. Conway, Introduction to VLSI Systems, Addison-Wesley, Reading, MA, 1980.
[213] C. A. Mead and M. Rem, "Cost and Performance of VLSI Computing Structures," IEEE J. Solid State Circuits SC-14 (1979), 455-462.
[214] G. H. Mealy, "A Method for Synthesizing Sequential Circuits," Bell Syst. Techn. J. 34 (1955), 1045-1079.
[215] K. Mehlhorn, "Some Remarks on Boolean Sums," Acta Informatica 12 (1979), 371-375.
[216] K. Mehlhorn, " $A T^{2}$ Optimal VLSI Integer Division and Integer Square Rooting," Integration 2 (1984), 163-167.
[217] K. Mehlhorn and Z. Galil, "Monotone Switching Circuits and Boolean Matrix Product," Computing 16 (1976), 99-111.
[218] K. Mehlhorn and F. P. Preparata, "Area-Time Optimal Division for $T=O\left((\log n)^{1+\epsilon}\right)$," Info. and Computation 72 (1987), 270-282.
[219] K. Mehlhorn and E. M. Schmidt, "Las Vegas Is Better than Determinism in VLSI and Distributive Computing," Proc. 14th Ann. ACM Symp. Theory of Computing (1982), 330-337.
[220] K. Mehlhorn and U. Vishkin, "Randomized and Deterministic Simulations of PRAMs by Parallel Machines with Restricted Granularity of Parallel Memories," Acta Informatica 21 (1984), 339374.
[221] F. Meyer auf der Heide, "A Comparison Between Two Variations of a Pebble Game on Graphs," Theoret. Comp. Sci. 13 (1981), 315-322.
[222] E. F. Moore, "Gedanken-Experiments on Sequential Machines," in Automata Studies (Annals of Mathematics Studies, No. 34), Princeton University Press, Princeton, NJ, 1956, 129-153.
[223] D. E. Muller, "Complexity in Electronic Switching Circuits," IRE Trans. Comput. EC-5 (1956), 15-19.
[224] D. E. Muller and F. P. Preparata, "Minimal Delay Networks for Sorting and Switching," Proc. 6th Ann. Princeton Conf. Information Sciences and Systems (1972), 138-139.
[225] D. E. Muller and F. P. Preparata, "Bounds to Complexities of Networks for Sorting and Switching," JACM 22 (1975), 195-201.
[226] J. Myhill, "Finite Automata and the Representation of Events," Wright Patterson AFB, Technical Note WADD 57-624, Dayton, OH, 1957.
[227] J. Myhill, "Linear Bounded Automata," Wright-Patterson Air Force Base, Ohio, WADD Tech. Note, 1960.
[228] A. Nerode, "Linear Automaton Transformations ," Proc. Amer. Math. Soc. 9 (1958), 541-544.
[229] E. I. Nečiporuk, "A Boolean Function," Dokl. Akad. Nauk SSSR (Soviet Math. Dokl.) 169 (1966), 765-766, (in Russian); English translation in Soviet Math. Dokl. 7 (4) (1966), 999-1000.
[230] E. I. Nečiporuk, "A Boolean Matrix," Probl. Kibern. 21 (1969), 237-240, (in Russian); English translation in Systems Theory Research 21(4) (1971), 236-239.
[231] M. H. Nodine and J. S. Vitter, "Large-Scale Sorting in Parallel Memories (Extended Abstract)," Proc. 3rd Ann. Symp. Parallel Algorithms and Architectures (1991), 29-39.
[232] A. G. Oettinger, "Automatic Syntactic Analysis and the Pushdown Store," Proc. Symp. Applied Math. 12 (1961).
[233] Y. Ofman, "On the Algorithmic Complexity of Discrete Functions," Dokl. Akad. Nauk SSSR (Soviet Math. Dokl.) 145 (1962), 48-51, (in Russian); English translation in Soviet Math. Dokl. 7 (7) (1963), 589-591.
[234] C. H. Papadimitriou, Computational Complexity, Addison-Wesley, Reading, MA, 1994.
[235] C. H. Papadimitriou and M. Sipser, "Communication Complexity," J. Comp. System Sciences 28 (1984), 260-269.
[236] M. S. Paterson, "An Introduction to Boolean Function Complexity," Astérique 38-39 (1976), 183201.
[237] M. S. Paterson, "Complexity of Monotone Networks for Boolean Matrix Product," Theoret. Comp. Sci. 1 (1979), 13-20.
[238] M. S. Paterson and C. E. Hewitt, "Comparative Schematology," in Proc. Project MAC Conf. Concurrent Systems and Parallel Computation, Woods Hole, MA, 1970, 119-127.
[239] M. S. Paterson and L. G. Valiant, "Circuit Size Is Nonlinear in Depth," Theoret. Comp. Sci. 2 (1976), 397-400.
[240] M. S. Paterson, "New Bounds on Formula Size," in Proc. 3rd GI Conf. Theoret. Computer Science, Springer-Verlag, Lecture Notes in Computer Science, 48 , Berlin, Heidelberg, and New York, 1977, 17-26.
[241] M. S. Paterson, N. Pippenger, and U. Zwick, "Faster Circuits and Shorter Formulae for Multiple Addition, Multiplication and Symmetric Boolean Functions," Proc. 31st Ann. IEEE Symp. Foundations of Computer Science (1990), 642-650.
[242] M. S. Paterson, N. Pippenger, and U. Zwick, "Optimal Carry-Save Networks," in Boolean Function Complexity, M. S. Paterson, ed., Cambridge University Press, London Mathematical Society Lecture Note Series, 169, Cambridge, 1992, 174-201.
[243] W. Paul, "A 2.5 N Lower Bound for the Combinational Complexity of Boolean Functions," SIAM J. Comput. 6 (1977), 427-443.
[244] W. J. Paul and R. E. Tarjan, "Time-Space Trade-Offs in a Pebble Game," Acta Informatica 10 (1978), 111-115.
[245] W. J. Paul, R. E. Tarjan, and J. R. Celoni, "Space Bounds for a Game on Graphs," Math. Systems Theory 10 (1977), 239-251.
[246] G. L. Peterson, "An Upper Bound on the Size of Formulae for Symmetric Boolean Functions," Dept. Computer Science, Univ. Washington, Tech. Report 78-03-01, 1978.
[247] N. Pippenger, "Short Formulae for Symmetric Functions," IBM T. J. Watson Research Center, Research Report RC-5143, Yorktown Heights, NY, 1974.
[248] N. Pippenger, "On Simultaneous Resource Bounds," JACM 26 (1979), 361-381.
[249] N. Pippenger, "On Another Boolean Matrix," Theoret. Comp. Scii. 11 (1980), 49-56.
[250] N. Pippenger, "Pebbling," Proc. 5th Ann. IBM Symp. Math. Foundations of Computer Science (1980).
[251] N. Pippenger and M. J. Fischer, "Relations Among Complexity Measures," JACM 26 (1979), 361-381.
[252] N. Pippenger and L. G. Valiant, "Shifting Graphs and Their Properties," JACM 23 (1976), 423432.
[253] N. Pippenger, "A Time-Space Trade-off," JACM 25 (1978), 509-512.
[254] E. L. Post, "Finite Combinatory Processes," J. Symbolic Logic 1 (1936), 103-105.
[255] V. R. Pratt, "The Power of Negative Thinking in Multiplying Boolean Matrices," SIAM J. Comput. 4 (1974), 326-330.
[256] V. R. Pratt, "Every Prime Has a Succinct Certificate," SIAM J. Comput. 4 (1975), 214-220.
[257] F. P. Preparata, "A Mesh-Connected Area-Time Optimal VLSI Multiplier of Large Integers," IEEE Trans. Computers C-32 (1983), 194-198.
[258] F. P. Preparata and D. E. Muller, "Efficient Parallel Evaluation of Boolean Expressions," IEEE Trans. Computers C-25 (1976), 548-549.
[259] F. P. Preparata and J. E. Vuillemin, "Area-Time Optimal VLSI Networks for Multiplying Matrices," Info Processing Letters 11 (1980), 77-80.
[260] F. P. Preparata and J. E. Vuillemin, "Optimal Integrated-Circuit Implementation of Triangular Matrix Inversion," Parallel Processing (1980), 211-216.
[261] F. P. Preparata and J. E. Vuillemin, "The Cube-Connected Cycles: A Versatile Network for Parallel Computation," Comm. ACM 24 (1981), 300-309.
[262] F. P. Preparata, "Optimal Three-Dimensional VLSI Layouts," Math. Systems Theory 16 (1983), $1-8$.
[263] P. Pudlák, "Bounds for Hodes-Specker Theorem," in Logic and Machines: Decision Problems and Complexity, Springer-Verlag, Lecture Notes in Computer Science, 171 , Berlin, Heidelberg, and New York, 1984, 421-445.
[264] M. J. Quinn, Parallel Computing: Theory and Practice, McGraw-Hill, New York, 1994.
[265] M. O. Rabin and D. Scott, "Finite Automata and Their Decision Problems," IBM J. Res. Devel. 3 (1959), 114-125.
[266] A. Ranade, "How to Emulate Shared Memory," Proc. 28th Ann. IEEE Symp. Foundations of Computer Science (1987), 185-194.
[267] B. Randell, ed., The Origins of Digital Computers: Selected Papers, Springer-Verlag, Berlin, Heidelberg, and New York, 1982.
[268] R. Raz and A. Wigderson, "Monotone Circuits for Matching Require Linear Depth," Proc. 22nd Ann. ACM Symp. Theory of Computing (1990), 287-292.
[269] A. A. Razborov, "Lower Bounds on the Monotone Complexity of Some Boolean Functions," Dokl. Akad. Nauk SSSR (Soviet Math. Dokl.) 281 (1985), 798-801, (in Russian); English translation in Soviet Math. Dokl. 31 (1985), 354-357.
[270] A. A. Razborov, "A Lower Bound on the Monotone Network Complexity of the Logical Permanent," Mat. Zametki 37 (1985), 887-900, (in Russian); English translation in Math. Notes 37 (6) (1985), 485-493.
[271] A. A. Razborov, "Lower Bounds on the Size of Bounded Depth Networks over a Complete Basis with Logical Addition," Mat. Zametki 41 (1987), 598-607, (in Russian); English translation in Math. Notes 41 (4) (1987), 333-338.
[272] A. A. Razborov, "On the Method of Approximations," Proc. 21st Ann. ACM Symp. Theory of Computing (1989), 167-176.
[273] N. P. Red'kin, "Proof of Minimality of Circuits Consisting of Functional Elements," Probl. Kibern. 23 (1973), 83-102, (in Russian); English translation in: Syst. Theory Research 23 (1973) 102-107.
[274] N. P. Red'kin, "On the Realization of Monotone Boolean Functions by Contact Circuits," Probl. Kibern. 35 (1979), 87-110.
[275] N. P. Red’kin, "Minimal Realization of a Binary Adder," Probl. Kibern. 38 (1981), 181-216, 272.
[276] J. H. Reif, ed., Synthesis of Parallel Algorithms, Morgan Kaufmann, San Mateo, CA, 1993.
[277] J. H. Reif and S. R. Tate, "Optimal Size Integer Division Circuits," Proc. 21st Ann. ACM Symp. Theory of Computing (1989), 264-273.
[278] R. Reischuk, "Improved Bounds on the Problem of Time-Space Trade-off in the Pebble Game," JACM 27 (1980), 839-849.
[279] H. G. Rice, "Classes of Recursively Enumerable Sets and Their Decision Problems," Trans. AMS 74 (1953), 358-366.
[280] J. Riordan and C. E. Shannon, "The Number of Two-Terminal Series-Parallel Networks," J. Math. Phys. 21 (1942), 83-93.
[281] A. L. Rosenberg, "Three-Dimensional Integrated Circuitry," in VLSI Systems and Computations, H. T. Kung, B. Sproull, and G. Steele, eds., Computer Science Press, Rockville, MD, 1981, 69-80.
[282] A. L. Rosenberg, "Three-Dimensional VLSI: A Case Study," JACM 30 (1983), 397-416.
[283] C. Savage, "A Systolic Design for Connectivity Problems," IEEE Trans. Computers C-33 (1984), 99-104.
[284] J. E. Savage, "The Complexity of Decoders - Part II: Computational Work and Decoding Time," IEEE Trans. Inf. Theory IT-17 (1971), 77-84.
[285] J. E. Savage, "Computational Work and Time on Finite Machines," JACM 19 (1972), 660-674.
[286] J. E. Savage, The Complexity of Computing, John Wiley \& Sons, New York, 1976.
[287] J. E. Savage, "Planar Circuit Complexity and the Performance of VLSI Algorithms," in VLSI Systems and Computations, H. T. Kung, B. Sproull, and G. Steele, eds., Computer Science Press, Rockville, MD, 1981, 61-68.
[288] J. E. Savage, "Area-Time Tradeoffs for Matrix Multiplication and Related Problems in VLSI Models," J. Comp. Systems Sci. (1981), 230-242.
[289] J. E. Savage, "Multilective Planar Circuit Size," Proc. 20th Ann. Allerton Conf. on Communication, Control, and Computing (1982), 665-671.
[290] J. E. Savage, "The Performance of Multilective VLSI Algorithms," J. Comp. Systems Sci. 29 (1984), 243-273.
[291] J. E. Savage, "Space-Time Tradeoffs for Banded Matrix Problems," JACM 31 (1984), 422-437.
[292] J. E. Savage and S. Swamy, "Space-Time Tradeoffs on the FFT Algorithm," IEEE Trans. Info. Th. IT-24 (1978), 563-568.
[293] J. E. Savage and S. Swamy, "Space-Time Tradeoffs for Oblivious Integer Multiplication," in Automata, Languages and Programming, H. A. Maurer, ed., Springer-Verlag, Lecture Notes in Computer Science, 71, Berlin, Heidelberg, and New York, 1979, 498-504.
[294] J. E. Savage, "Extending the Hong-Kung Model to Memory Hierarchies," in Computing and Combinatorics, Ding-Zhu Du and Ming Li, eds., Springer-Verlag, Lecture Notes in Computer Science, 959, 1995, 270-281.
[295] J. E. Savage and J. S. Vitter, "Parallelism in Space-Time Tradeoffs," in VLSI: Algorithms and Architectures, P. Bertolazzi and F. Luccio, eds., Elsevier Science Publishers (North Holland), 1985, 49-58.
[296] W. J. Savitch, "Relationships Between Nondeterministic and Deterministic Tape Complexities," J. Comp. Systems Sci. 4 (1970), 177-192.
[297] W. J. Savitch and M. J. Stimson, "Time-Bounded Random Access Machines with Parallel Processing," JACM 26 (1979), 103-118.
[298] T. J. Schaefer, "The Complexity of Satisfiability Problems," Proc. 10th Ann. ACM Symp. Theory of Computing (1978), 216-226.
[299] C. P. Schnorr, "Zwei Lineare untere Schranken fur die Komplexitat Boolescher Funktionen," Computing 13 (1974), 155-171.
[300] C. P. Schnorr, "The Network Complexity and the Turing Machine Complexity of Finite Functions," Acta Informatica 7 (1976), 95-107.
[301] C. P. Schnorr, "A $3 n$-Lower Bound on the Network Complexity of Boolean Functions," Theoret. Comp. Sci. 10 (1980), 83-92.
[302] A. Schönhage and V. Strassen, "Schnelle Multiplikation grosser Zahlen," Computing 7 (1971), 281-292.
[303] U. Schürfeld, "New Lower Bounds on the Formula Size of Boolean Functions," Acta Informatica 19 (1983), 183-194.
[304] M. P. Schutzenberger, "On Context-Free Languages and Pushdown Automata," Info. and Control 6 (1963), 246-264.
[305] C. E. Shannon, "A Symbolic Analysis of Relay and Switching Circuits," Trans. AIEE 57 (1938), 713-723.
[306] C. E. Shannon, "The Synthesis of Two-Terminal Switching Circuits," Bell Syst. Techn. J. 28 (1949), 59-98.
[307] J. C. Shepherdson and H. E. Sturgis, "Computability of Recursive Functions," JACM 10 (1963), 217-255.
[308] A. Siegel, "Tight Area Bounds and Provably Good $A T^{2}$ Bounds for Sorting Circuits," New York University, Report No. 122, New York, 1985.
[309] S. Skyum and L. G. Valiant, "A Complexity Theory Based on Boolean Algebra," JACM 32 (1985), 484-502.
[310] D. D. Sleator and R. E. Tarjan, "Amortized Efficiency of List Update and Paging Rules," Comm. ACM 28 (1985), 202-208.
[311] C. H. Smith, A Recursive Introduction to the Theory of Computation, Springer-Verlag, New York, 1994.
[312] R. Smolensky, "Algebraic Methods in the Theory of Lower Bounds for Boolean Circuit Complexity," Proc. 19th Ann. ACM Symp. Theory of Computing (1987), 77-82.
[313] P. M. Spira, "On Time-Hardware Complexity Tradeoffs for Boolean Functions," Proc. 4th Hawaii Int. Symp. System Science (1971), 525-527.
[314] M. Spivak, Calculus, W. A. Benjamin, San Francisco, 1976.
[315] L. J. Stockmeyer and A. R. Meyer, "Word Problems Requiring Exponential Time," Proc. 5th Ann. ACM Symp. Theory of Computing (1973), 1-9.
[316] L. Stockmeyer and U. Vishkin, "Simulation of Parallel Random Access Machines by Circuits," SIAM J. Comput. 13 (1984), 409-422.
[317] H. S. Stone, "Parallel Processing with the Perfect Shuffle," IEEE Trans. Computers C-20 (1971), 153-161.
[318] V. Strassen, "Gaussian Elimination Is Not Optimal," Numer. Math 13 (1969), 354-356.
[319] B. A. Subbotovskaya, "Realizations of Linear Functions by Formulas Using +, ., , ," Dokl. Akad. Nauk SSSR (Soviet Math. Dokl.) 136 (1961), 553-555, (in Russian); English translation in Soviet Math. Dokl. 2 (1961), 110-112.
[320] S. Swamy and J. E. Savage, "Space-Time Tradeoffs for Linear Recursion," Math. Systems Theory 16 (1983), 9-27.
[321] R. Szelepscényi, "The Method of Forcing for Nondeterministic Automata," Bull. EATCS 33 (1987), 96-100.
[322] K. Tanaka and T. Nishino, "On the Complexity of Negation-Limited Boolean Networks (Preliminary Version)," Proc. 26th Ann. ACM Symp. Theory of Computing (1994), 38-47.
[323] É. Tardos, "The Gap Between Monotone and Non-Monotone Circuit Complexity is Exponential," Combinatorica 8 (1988), 141-142.
[324] S. R. Tate, "Newton Iteration and Integer Division," in Synthesis of Parallel Algorithms, John H. Reif, ed., Morgan Kaufmann, San Mateo, CA, 1993.
[325] C. D. Thompson, "Area-Time Complexity for VLSI," Proc. 11th Ann. ACM Symp. Theory of Computing (1979), 81-88.
[326] C. D. Thompson, "A Complexity Theory for VLSI," Dept. Computer Science, Carnegie-Mellon University, Ph.D. Thesis, 1980.
[327] C. D. Thompson, "Fourier Transforms in VLSI," IEEE Trans. Computers C-32 (1983), 10471057.
[328] C. D. Thompson, "The VLSI Complexity of Sorting," IEEE Trans. Computers C-32 (1983), 1171-1184.
[329] J. Tiekenherinrich, "A $4 n$ Lower Bound on the Monotone Network Complexity of a One-Output Boolean Function," Inf. Proc. Letters 18 (1984), 201-202.
[330] M. Tompa, "Time-Space Tradeoffs for Computing Functions, Using Connectivity Properties of Their Circuits," J. Comp. Systems Sci. 20 (1980), 118-132.
[331] M. Tompa, "Corrigendum: Time-Space Tradeoffs for Computing Functions, Using Connectivity Properties of Their Circuits," J. Comput. System Sci. 23 (1981), 106.
[332] M. Tompa, "Two Familiar Transitive Closure Algorithms Which Admit No Polynomial Time, Sublinear Space Implementations," SIAM J. Comput. 11 (1982), 130-137.
[333] B. A. Trakhtenbrot, "Turing Computations with Logarithmic Delays," Algebra i Logika 3 (1964), 33-48.
[334] B. A. Trakhtenbrot, "A Survey of Russian Approaches to Perebor (Brute-Force Search) Algorithms," Ann. Hist. of Comput. 6 (1984), 384-400.
[335] G. Turán, "Lower Bounds for Synchronous Circuits and Planar Circuits," Info. Processing Letters 30 (1989), 37-40.
[336] G. Turán, "On restricted Boolean circuits," in Proceedings of the International Conference on Fundamentals of Computation Theory, J. Csirik, J. Demetrovics and F. Gécseg, eds., Springer, Lecture Notes in Computer Science, 380, New York, 1989, 460-469.
[337] A. M. Turing, "On Computable Numbers with an Application to the Entscheidungsproblem," Proc. London Math. Soc. 42 (1936), 230-265, Correction in Vol. 43, pp. 544-546.
[338] J. D. Ullman, Computational Aspects of VLSI, Computer Science Press, Rockville, MD, 1984.
[339] E. Upfal, "A Probabilistic Relation Between Desirable and Feasible Models of Parallel Computation," Proc. 16th Ann. ACM Symp. Theory of Computing (1984), 258-265.
[340] E. Upfal and A. Wigderson, "How to Share Memory in a Distributed System," JACM 34 (1987), 116-127.
[341] L. G. Valiant, "General Context-Free Recognition in Less Than Cubic Time," J. Comp. Systems Sci. 10 (1975), 308-315.
[342] L. G. Valiant, "Graph-Theoretic Properties in Computational Complexity," J. Comp. Systems Sci. 13 (1976), 278-285.
[343] L. G. Valiant, "Completeness Classes in Algebra," Proc. 11th Ann. ACM Symp. Theory of Computing (1979), 249-261.
[344] L. G. Valiant, "Reducibility by Algebraic Projections," L'Enseignement Math. XXVIII (1982), 253-268.
[345] L. G. Valiant, "Short Monotone Formulae for the Majority Function," J. Algorithms 5 (1984), 363-366.
[346] L. G. Valiant, "Negation is Powerless for Slice Functions," SIAM J. Comput. 15 (1986), 531-535.
[347] L. G. Valiant, "A Bridging Model for Parallel Computation," Comm. ACM 33 (1990), 103-111.
[348] P. van Emde Boas and J. van Leeuwen, "Move Rules and Trade-Offs in the Pebble Game," Vakgroep Informatica, Univ. Utrecht, Report RUU-CS-78-4, Utrecht, Netherlands, 1978.
[349] P. van Emde Boas, "Machine Models and Simulations," in Handbook of Theoretical Computer Science, Vol. A, J. van Leeuwen, ed., Elsevier, Amsterdam, NY, Oxford, Tokyo; MIT Press, Cambridge, MA, 1990, 2-66.
[350] C. C. Van Voorhis, "An Improved Lower Bound for Sorting Networks," IEEE Trans. Computers C-21 (1972), 612-613.
[351] H. Venkateswaran and M. Tompa, "A New Pebble Game That Characterizes Parallel Complexity Classes," SIAM J. Comput. 18 (1989), 53-549.
[352] U. Vishkin, "Implementation of Simultaneous Memory Address Access in Models That Forbid It," J. Algorithms 4 (1983), 45-50.
[353] J. S. Vitter and E. A. M. Shriver, "Optimal Disk I/O with Parallel Block Transfer," Proc. 22nd Ann. ACM Symp. Theory of Computing (1990), 159-169.
[354] J. Vuillemin, "A Combinatorial Limit to the Computing Power of VLSI Circuits," Proc. 21 st Ann. IEEE Symp. Foundations of Computer Science (Oct. 13-15, 1980), 294-300.
[355] C. S. Wallace, "A Suggestion for a Fast Multiplier," IEEE Trans. Computers EC-13 (1964), 14-17.
[356] I. Wegener, "Boolean Functions Whose Monotone Complexity Is of Size $n^{2} / \log n$," Theoret. Comp. Sci. 21 (1982), 213-224.
[357] I. Wegener, "On the Complexity of Slice Functions," Theoret. Comp. Sci. 38 (1985), 55-68.
[358] I. Wegener, "Relating Monotone Formula Size and Monotone Depth of Boolean Functions," Inf. Proc. Letters 16 (1983), 41-42.
[359] I. Wegener, The Complexity of Boolean Functions, Wiley-Teubner, Stuttgart and New York, 1987.
[360] J. Weiss, "An $n^{3 / 2}$ Lower Bound on the Monotone Network Complexity of the Boolean Convolution," Info. and Control 59 (1983), 184-188.
[361] J. R. Wicks, Linear Algebra: An Interactive Laboratory Approach with Mathematica, Addison Wesley Longman, Reading, MA, 1996.
[362] R. Wilber, "White Pebbles Help," J. Comp. Systems Sci. 36 (1988), 108-124.
[363] S. Winograd, "On the Algebraic Complexity of Functions," Actes Congrès Int. Math. 3 (1970), 283-288.
[364] M. Wloka, "Parallel VLSI Synthesis," Dept. of Computer Science, Brown University, CS-91-35, 1991.
[365] A. C-C. Yao, "Some Complexity Questions Related to Distributive Computing," Proc. 11th Ann. ACM Symp. Theory of Computing (1979), 209-213.
[366] A. C-C. Yao, "The Entropic Limitations on VLSI Computations," Proc. 13th Ann. ACM Symp. Theory of Computing (1981), 308-311.
[367] A. C-C. Yao, "Separating the Polynomial-Time Hierarchy by Oracles," Proc. 26th Ann. IEEE Symp. Foundations of Computer Science (1985), 1-10.
[368] A. C-C. Yao, "Near-Optimal Time-Space Tradeoff for Element Distinctness," Proc. 29st Ann. IEEE Symp. Foundations of Computer Science (1988), 91-97.
[369] Y. Yesha, "Time-Space Tradeoffs for Matrix Multiplication and the Discrete Fourier Transform on Any General Sequential Random-Access Computer," J. Comp. Systems Sci. 29 (1984), 183-197.
[370] D. H. Younger, "Recognition and Parsing of Context-Free Languages in Time $n^{3}$," Info. and Control 10 (1967), 189-208.
[371] D. Zhou, F. P. Preparata, and S. M. Khang, "Interconnection Delay in Very High-Speed VLSI," IEEE Trans. Circuits and Systems 38 (1991), 779-790.
[372] U. Zwick, "Optimizing Nečiporuk's Theorem," Dept. Computer Science, Tel Aviv Univ., Tech. Report 86/1987, 1987.
[373] U. Zwick, "A $4 n$ Lower Bound on the Combinational Complexity of Certain Symmetric Boolean Functions over the Basis of Unated Dyadic Boolean Functions," SIAM J. Comput. 20 (1991), 499-505.

